



UNITED STATES PATENT AND TRADEMARK OFFICE

80
UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/637,609	08/11/2003	Satoru Tanigawa	2003_1128A	2469
52349	7590	05/25/2007	EXAMINER	
WENDEROTH, LIND & PONACK L.L.P. 2033 K. STREET, NW SUITE 800 WASHINGTON, DC 20006			SUGENT, JAMES F	
		ART UNIT	PAPER NUMBER	
		2116		
		MAIL DATE		DELIVERY MODE
		05/25/2007		PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No.	Applicant(s)	
	10/637,609	TANIGAWA ET AL.	
	Examiner	Art Unit	
	James F. Sugent	2116	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
 - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
 - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 29 January 2007.
- 2a) This action is FINAL. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-34 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1-34 is/are rejected.
- 7) Claim(s) _____ is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All b) Some * c) None of:
1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) Notice of References Cited (PTO-892)
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
 3) Information Disclosure Statement(s) (PTO/SB/08)
 Paper No(s)/Mail Date _____.
- 4) Interview Summary (PTO-413)
 Paper No(s)/Mail Date. _____.
- 5) Notice of Informal Patent Application
- 6) Other: See Continuation Sheet.

Continuation of Attachment(s) 6). Other: Translated copies of Japanese patents cited by the Applicant in IDS: Japanese Patent No.09-275478 and Japanese Patent No. 2000-310985 .

DETAILED ACTION

This Office Action is sent in response to Applicant's Communication received February 8, 2007 for application number 10/637,609 originally filed August 11, 2003. The Office hereby
5 acknowledges receipt of the following and placed of record in file: amended claims 1-34.

Examiner's Comment

This Office Action includes translated Japanese documents cited by the Applicant in the
10 IDS submitted May 19, 2006 (Document number: 9-275478 and 2003-310985). These references are used by the Examiner in this Office Action but are not included on the PTO-892 since cited by the Applicant. A copy of both translated documents has been included with the submission of this Office Action.

15

Specification

The amendment to the Specification filed January 29, 2007 has been received and accepted. Therefore, the objection to the Specification under 35 U.S.C. 132(a) in the Office Action submitted September 28, 2006 has been overcome.

Claim Rejections - 35 USC § 112

The amendment to the Claims filed January 29, 2007 has been received and accepted. Therefore, the rejection to the Claims under 35 U.S.C. 112, first paragraph in the Office Action submitted September 28, 2006 has been overcome.

5

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

10 (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-34 are rejected under 35 U.S.C. 102(b) as being anticipated by Okubo (Japanese Publication No. 9-275478) (hereinafter referred to as Okubo) (cited by Applicant) (translations included: see ***Examiner's Comment*** hereinabove).

As to claims 1-5 and 11, which are all rejected for containing similar data, Okubo discloses a clock conversion apparatus/method for converting data synchronized with a first clock (write clock) into data synchronized with a second clock (read clock), the clock conversion apparatus comprising: a memory (FIFO memory) having a number of addresses that is less than 20 a number of addresses required for storage of data corresponding to a predetermined period, and being able to execute a writing operation and a reading operation independently from each other using a clock for writing and a clock for reading, respectively (paragraphs 17 and 18 on pages 12 and 13; claims 1 and 2 on pages 2 and 3); a first counter circuit (data write means) for starting a count of the first clock on receipt of a writing start reference signal (write start signal) indicating

a reference timing of starting data writing into the memory, and generating write addresses of the memory so that the write addresses repeatedly increase or decrease within a predetermined range of addresses of the memory, and a last increase or decrease for every predetermined period is carried out within a range of addresses narrower than the predetermined range of addresses,

5 thereby enabling writing of the data corresponding to the predetermined period into the memory, over memory a plurality of times (paragraphs 17 and 18 on pages 12 and 13; paragraph 27 on page 17; claims 1 and 2 on pages 2 and 3); a second counter circuit (data readout means) for starting a count of the second clock from a reading start reference signal (read start signal) indicating a reference timing of starting data reading from the memory, and generating read

10 addresses of the memory so that the read addresses repeatedly increase or decrease within a predetermined range of addresses of the memory, and a last increase or decrease for every predetermined period is carried out within a range of addresses narrower than the predetermined range of addresses, thereby enabling reading of the data corresponding to the predetermined period, which have been written in the memory, over a plurality of times (paragraphs 17 and 18 on pages 12 and 13; paragraph 27 on page 17; claims 1 and 2 on pages 2 and 3); and a delay

15 adjustment circuit (phase difference setup means) operable to adjust a delay time (phase difference), which delays the writing start reference signal to generate the reading start reference signal (paragraph 20 on page 14; claim 4 on page 4).

At to claims 6, 7 and 15-22, which are all rejected for containing similar data, Okubo

20 further discloses the clock conversion apparatus/method of claims 1-5 wherein: the data corresponding to the predetermined period are written in the memory using write addresses such that a multiple of a maximum write address value is close to a number of samples of data that are

sampled at the first clock within the predetermined period; and, the data are read from the memory using read addresses such that a multiple of a maximum read address value is close to a number of samples of data that are sampled at the second clock; and, wherein the data corresponding to the predetermined period are written in the memory using write addresses such 5 that a multiple of a maximum write address value is close to a number of samples of data that are sampled at the first clock within the predetermined period; and, the data are read from the memory using read addresses having a maximum value equal to the maximum value of the write addresses (paragraphs 28-33).

As to claims 8 and 23-26, which are all rejected for containing similar data, Okubo 10 further discloses the clock conversion apparatus/method of claims 1-5 wherein the predetermined period is one horizontal sync period (paragraph 53).

As to claims 9, 10 and 27-34, which are all rejected for containing similar data, Okubo further discloses the clock conversion apparatus/method of claims 1-5: wherein the first counter circuit comprises: a write address counter for counting the first clock to create the write 15 addresses; and a write maximum value limiter for comparing the write address outputted from the write address counter with a settable write maximum value, and resetting the write address counter when the write address becomes equal to the write maximum value; and, wherein the second counter circuit comprises: a read address counter for counting the second clock to create the read addresses; and a read maximum value limiter for comparing the read address outputted 20 from the read address counter with a settable read maximum value, and resetting the read address counter when the read address becomes equal to the read maximum value (paragraphs 87-89).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

5 (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

10 The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- 15 1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Claims 12 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over
20 Yamazaki et al. (Japanese Document No. 2003-310985) (hereinafter referred to as Yamazaki) (cited by Applicant) (translations included: see *Examiner's Comment* hereinabove) in view of Okubo (as cited above).

As to claim 12, Yamazaki discloses a video display apparatus comprising: a first video processing unit (22) for subjecting a digital video signal to first video processing on the basis of
25 a first clock (31); a clock conversion unit (20) for converting the digital video signal which is outputted from the first video processing unit (22) and synchronized with the first clock (31) into a digital video signal synchronized with a second clock (32); a second video processing unit (24) for subjecting the digital video signal outputted from the clock conversion unit to second video processing on the basis of the second clock (32); and, a display device (7) for displaying the

digital video signal outputted from the second video processing unit (paragraph 9 on pages 10 and 11). Yamazaki further discloses the clock conversion unit comprising: a memory (10) being operable to execute a writing operation and a reading operation independently from each other using a clock for writing (31) and a clock for reading (32), respectively (paragraph 21 on page 17); and, a memory controller (25) for controlling the memory so that the digital video signal outputted from the first video processing unit are written into the memory, a plurality of times for every horizontal line, and the data corresponding to each horizontal line, which are written in the memory, are read from the memory over a plurality of times (paragraphs 9 and 23).

Yamazaki does not disclose the remaining limitations of the claim.

Okubo teaches a data processing device equipped with a memory with a storage capacity of less than one line of image data that is capable of simultaneously implementing writing in and reading gout data (paragraph 17). Yamazaki has the additional benefits of dynamically altering performance of clocks to conform to the incoming data as well as decrease circuit size by decreasing the amount of memory needed (paragraphs 14-16).

It would have been obvious to one of ordinary skill of the art having the teachings of Yamazaki and Okubo at the time the invention was made, to modify apparatus of Yamazaki to include having a memory size that is less than what is needed as taught by Okubo. One of ordinary skill in the art would be motivated to make this combination of having a memory size that is less than what is needed in view of the teachings of Okubo, as doing so would give the added benefit of dynamically altering performance of clocks to conform to the incoming data as well as decrease circuit size by decreasing the amount of memory needed (as taught by Okubo above).

As to claim 13, Yamazaki in combination with Okubo taught the apparatus in claim 12, as shown above. Okubo further teaches the apparatus wherein the memory controller comprises: a first counter circuit (data write means) for starting a count of the first clock (write clock) on receipt of a writing start reference signal indicating a reference timing of starting data writing into the memory, and generating write addresses of the memory so that the one horizontal line of data can be written into the memory, over a plurality of times (paragraphs 17 and 18 on pages 12 and 13; paragraph 27 on page 17; claims 1 and 2 on pages 2 and 3); and, a second counter circuit (data readout means) for starting a count of the second clock (read clock) from a reading start reference signal (read start signal) indicating a reference timing of starting data reading from the memory, and generating read addresses of the memory so that the one horizontal line of data which are written in the memory can be read from the memory, over a plurality of times (paragraphs 17 and 18 on pages 12 and 13; paragraph 27 on page 17; claims 1 and 2 on pages 2 and 3).

Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yamazaki (as cited above) in view of Okubo (as cited above) and in further view of Worrell et al. (U.S. Patent No. 6,633,344 B1) (hereinafter referred to as Worrell).

As to claim 14, Yamazaki video display apparatus and memory address setting method comprising: a first video processing unit (22) for subjecting a digital video signal to first video processing on the basis of a first clock (31); a clock conversion unit (20) for converting the digital video signal which is outputted from the first video processing unit (22) and synchronized with the first clock (31) into a digital video signal synchronized with a second clock (32); a second video processing unit (24) for subjecting the digital video signal outputted from the clock

conversion unit to second video processing on the basis of the second clock (32); and, a display device (7) for displaying the digital video signal outputted from the second video processing unit (paragraph 9 on pages 10 and 11). Yamazaki further discloses the clock conversion unit comprising: a memory (10) being operable to execute a writing operation and a reading operation independently from each other using a clock for writing (31) and a clock for reading (32), respectively (paragraph 21 on page 17); and, a memory controller (25) for controlling the memory so that the digital video signal outputted from the first video processing unit are written into the memory, a plurality of times for every horizontal line, and the data corresponding to each horizontal line, which are written in the memory, are read from the memory over a plurality of times (paragraphs 9 and 23), and detecting upper limits or lower limits of count values of the first and second counter circuits; and, setting the detected upper limits or lower limits of the count values on the first and second counter circuits (paragraphs 13 and 14 on pages 13 and 14).

Yamazaki does not disclose the remaining limitations of the claim.

Okubo teaches a data processing device equipped with a memory with a storage capacity of less than one line of image data that is capable of simultaneously implementing writing in and reading gout data (paragraph 17). Okubo further teaches the apparatus wherein the memory controller comprises: a first counter circuit (data write means) for starting a count of the first clock (write clock) on receipt of a writing start reference signal indicating a reference timing of starting data writing into the memory, and generating write addresses of the memory so that the one horizontal line of data can be written into the memory, over a plurality of times (paragraphs 17 and 18 on pages 12 and 13; paragraph 27 on page 17; claims 1 and 2 on pages 2 and 3); and, a second counter circuit (data readout means) for starting a count of the second clock (read clock)

Art Unit: 2116

from a reading start reference signal (read start signal) indicating a reference timing of starting data reading from the memory, and generating read addresses of the memory so that the one horizontal line of data which are written in the memory can be read from the memory, over a plurality of times (paragraphs 17 and 18 on pages 12 and 13; paragraph 27 on page 17; claims 1 5 and 2 on pages 2 and 3). Okubo has the additional benefits of dynamically altering performance of clocks to conform to the incoming data as well as decrease circuit size by decreasing the amount of memory needed (paragraphs 14-16).

It would have been obvious to one of ordinary skill of the art having the teachings of Yamazaki and Okubo at the time the invention was made, to modify apparatus of Yamazaki to 10 include the above limitations as taught by Okubo. One of ordinary skill in the art would be motivated to make this combination of including the limitations in view of the teachings of Okubo, as doing so would give the added benefit of dynamically altering performance of clocks to conform to the incoming data as well as decrease circuit size by decreasing the amount of memory needed (as taught by Okubo above).

15 Neither Yamazaki nor Okubo teach determining a broadcasting system of the digital video signal inputted to the video processing unit.

Worrell teaches a video display apparatus that determines the broadcasting system of the digital video signal inputted to the video processing unit (column 4, lines 17-24).

It would have been obvious to one of ordinary skill of the art having the teachings of 20 Yamazaki and Okubo at the time the invention was made, to modify apparatus of Yamazaki to include the above limitations as taught by Okubo. One of ordinary skill in the art would be motivated to make this combination of including the limitations in view of the teachings of

Art Unit: 2116

Okubo, as doing so would give the added benefit of dynamically altering performance of clocks to conform to the incoming data as well as decrease circuit size by decreasing the amount of memory needed (as taught by Okubo above).

It would have been obvious to one of ordinary skill of the art having the teachings of Yamazaki, Okubo and Worrell at the time the invention was made, to modify apparatus to include broadcasting determination means as taught by Worrell. One of ordinary skill in the art would be motivated to make this combination of including a broadcasting determination means in view of the teachings of Worrell, as doing so would give the added benefit of accommodating any type of video data (as taught by Worrell; column 1, lines 11-23).

Claims 1-8 and 15-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Okayama et al. (U.S. Patent No. 5,045,939) (hereinafter referred to as Okayama) in view of Takabatake et al. (U.S. Patent No. 6,320,909 B1) (hereinafter referred to as Takabatake) and Stam et al. (U.S. Patent No. 6,631,316 B2) (hereinafter referred to as Stam).

As to claims 1-5, which are all rejected for containing similar data, Okayama discloses a clock conversion apparatus for converting data synchronized with a first clock (22) into data synchronized with a second clock (23), the clocking conversion apparatus comprising: a memory (25) for storage being able to execute a writing operation and a reading operation independently from each other using a clock for writing (22) and a clock for reading (23), respectively (Okayama discloses writing and reading operations handled independently from each other using their own clocks and counters to carry out addressing of and reading of said data; column 3, lines 30-35 and column 3, lines 54-57); a first counter (27) for starting count of the first clock on receipt of a writing start reference signal (receiving the first clock signal when the horizontal

sync signal is delivered) indicating a reference timing of starting data writing into the memory and generating write addresses (column 3, lines 17-22 and column 3, lines 30-35) of the memory so that the write addresses repeat increase or decrease (counts up in response to the first clock signal) within a predetermined range of addresses of the memory (Okayama discloses extracting

- 5 data from wide screen picture data stored in memory 25 therefore knowing the size of the image captured before storage; column 3, lines 10-16), thereby enabling writing of the data corresponding to the predetermined period into the memory over a plurality of times (column 3, lines 36-53); a second counter (28) for starting count of the second clock from a reading start reference signal (receiving the first clock signal when the horizontal sync signal is delivered)
- 10 indicating a reference timing of starting data reading from the memory and generating read addresses (column 3, lines 17-22; column 3, lines 36-39; column 3, lines 54-57) of the memory so that the read addresses repeat increase or decrease (counts up from the start address) within a predetermined range of addresses of the memory (Okayama discloses being aware of the number of data to be extracted for normal screen size of the starting of the reading process; column 3,
- 15 line 57 thru column 4, line 3), thereby enabling reading of the data corresponding to the predetermined period, which have been written in the memory, over a plurality of times (column 3, lines 36-53).

Okayama does not disclose a delay adjustment circuit operable to adjust a delay time, which delays the writing start reference signal to generate the reading start reference signal.

- 20 Takabatake teaches a picture decoding and display unit that contains a delay circuit (60) that is coupled to control unit (14) that enables address generator (54) which generates read addresses from memory banks (32, 34, 36) that is delayed from starting decoding of the data

Art Unit: 2116

upon reception of a synchronization signal (column 16, lines 22-45 and column 17, line 60 thru column 1, line 16). Takabatake also has the additional benefit of reducing the storage capacity of a memory unit that can also decode and display picture data while efficiently utilize a memory device (column 6, lines 61-67).

5 It would have been obvious to one of ordinary skill of the art, having the teachings of Okayama and Takabatake before him at the time the invention was made, to modify address writing and reading scheme disclosed by Okayama to use the delay circuit as taught by Takabatake wherein the reading address creation process is delayed upon the reception of a synchronization signal. One of ordinary skill in the art would be motivated to make use of the
10 delay circuit in view of the teachings of Takabatake, as doing so would give the added benefit of reducing the storage capacity of a memory unit that can also decode and display picture data while efficiently utilize a memory device (as taught above by Takabatake).

Though they both contain memory, neither Okayama nor Takabatake teach a memory having a number of addresses that is less than a number of addresses required for storage of data
15 corresponding to a predetermined period of memory wherein writing and reading into and out of memory is done using at least a portion of the addresses of the memory a plurality of times. Also, Okayama and Takabatake do not teach the last address created for every predetermined period is carried out within a range of addresses narrower than the predetermined range of addresses.

Stam teaches an image processing system for storing image data with less available
20 memory than is needed to store all pixel data (column 2, lines 18-23). Stam continues to teach that the amount of memory required is reduced by acquiring and analyzing only a portion of the image (using at least a portion of the addresses of the memory) wherein processing is carried out

using nesting loops repetitively (plurality of times) until the process is done (see figure 4a). Stam also teaches discarding some of the image data collected to accommodate the reduced memory available thereby narrowing the address range (column 8, lines 44-61). Stam has the additional benefit of lower the cost of image processing (column 1, line 66 thru column 2, line 2).

5 It would have been obvious to one of ordinary skill of the art, having the teachings of Okayama, Takabatake and Stam before him at the time the invention was made, to modify memory disclosed by Okayama and Takabatake to use memory as taught by Stam wherein there is less available memory than is needed to store all data. One of ordinary skill in the art would be motivated to make use of the memory in view of the teachings of Stam, as doing so would give
10 the added benefit of lowering the cost of image processing (as taught by Stam above).

As to claims 6 and 15-18, Okuyama in combination with Takabatake and Stam taught the clock conversion apparatus of claims 1-5, as shown above. Okuyama further teaches the clock conversion apparatus wherein the data corresponding to the predetermined period are written in the memory (25) using write addresses (WA produced by the clock 22 and the counter 27)
15 sampled at the first clock (22) within the predetermined period (column 3, lines 17-22 and column 3, lines 30-53); and, the data are read from the memory (25) using read addresses (RA produced by clock 23 and counter 28) sampled at the second clock (column 3, lines 17-22 and column 3, lines 30-57).

Stam further teaches discarding some picture data if memory size is inadequate to
20 accommodate storage (column 8, lines 44-61). Also, Sham teaches saving picture data with the knowledge of minimum and maximum range data available to better and the ability to adjust row

Art Unit: 2116

and column numbers as needed to accommodate image data (column 9, line 32 thru column 10, line 8).

As to claims 7 and 19-22, Okuyama in combination with Takabatake and Stam taught the clock conversion apparatus of claims 1-5, as shown above. Okuyama further teaches the clock conversion apparatus wherein the data corresponding to the predetermined period are written in the memory (25) using write addresses (WA produced by the clock 22 and the counter 27) sampled at the first clock (22) within the predetermined period (column 3, lines 17-22 and column 3, lines 30-53); and, the data are read from the memory (25) using read addresses (RA produced by clock 23 and counter 28) of the write addresses (with use of the start address SA generator 29; column 3, lines 17-22 and column 3, lines 30-57).

Stam further teaches discarding some picture data if memory size is inadequate to accommodate storage (column 8, lines 44-61).

Takabatake further teaches the read addresses have a maximum value equal to the maximum value of the write addresses (column 7, lines 11-23).

As to claims 8 and 23-26, Okuyama in combination with Takabatake and Stam taught the clock conversion apparatus of claims 1-5, as shown above. Okuyama further teaches the clock conversion apparatus wherein the predetermined period is one horizontal sync period (column 3, lines 17-35).

Claims 9 and 27-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Okayama, Takabatake and Stam as applied to claims 1-5 above, and further in view of Maze (U.S. Patent No. 4,573,080) (hereinafter referred to as Maze).

Art Unit: 2116

As to claims 9 and 27-30, neither Okayama, Takabatake nor Stam teach a write maximum value limiter for comparing the write address outputted from the write address counter with a settable write maximum value, and resetting the write address counter when the write address becomes equal to the write maximum value.

5 Maze teaches a television receiver with an adaptive memory addressing comprising a memory (24) for storing image data and write address generating circuitry. The write address generating circuitry comprises address comparator circuit (208) for comparing the write address outputted from a write address counter (202) with a settable write maximum value (highest address level), and resetting the write address counter (202) when the write address becomes
10 equal to the write maximum value (column 6, lines 3-34). Maze has the additional feature of supporting a progressively scanned image data (column 1, line 55 thru column 2, line 3)

It would have been obvious to one of ordinary skill of the art, having the teachings of Okayama, Takabatake, Stam and Maze before him at the time the invention was made, to modify write counter circuit disclosed by Okayama to use the write address generation scheme as taught
15 by Maze wherein writing of data is halted once a maximum write address limit is obtained. One of ordinary skill in the art would be motivated to make use of the write address generation in view of the teachings of Maze, as doing so would give the added benefit of supporting a progressively scanned image data (as taught by Maze above).

Claims 10 and 31-34 are rejected under 35 U.S.C. 103(a) as being unpatentable over
20 Okayama, Takabatake and Stam as applied to claims 1-5 above, and further in view of Eglit (U.S. Patent No. 6,054,980) (hereinafter referred to as Eglit).

Art Unit: 2116

As to claims 10 and 31-34, neither Okayama, Takabatake nor Stam teach a read maximum value limiter for comparing the read address outputted from the read address counter with a settable read maximum value, and resetting the read address counter when the read address becomes equal to the read maximum value.

- 5 Eglit teaches a display unit comprising a memory (560) for storing image data and addressing control circuitry (390). The addressing control circuitry (390) comprises read address comparator circuit (450) for comparing the last read address outputted from a read address counter (440) with a highest read address level, and resetting the read address counter (440) when the read address becomes equal to the read maximum value (column 9, lines 8-15). Eglit
10 has the additional feature of frame rate compression without requiring excessive memory (column 2, lines 38-44).

It would have been obvious to one of ordinary skill of the art, having the teachings of Okayama, Takabatake, Stam and Eglit before him at the time the invention was made, to modify read counter circuit disclosed by Okayama et al to use the read address generation scheme as taught by Eglit wherein reading of data is halted once a maximum read address limit is obtained.
15 One of ordinary skill in the art would be motivated to make use of the read address generation in view of the teachings of Eglit, as doing so would give the added benefit of frame rate compression without requiring excessive memory (as taught by Eglit above).

- Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Okayama (as
20 cited above) and Stam (as cited above).

As to claim 11, Okayama discloses a clock conversion method for converting data synchronized with a first clock (22) into data synchronized with a second clock (23), said method

comprising: generating write addresses on the basis of the first clock (22) so that data corresponding to a predetermined period (as determined by write rate of data 17.6 MHz; column 3, lines 40-53) are written over a plurality of times into a memory (25), and is able to execute a writing operation and a reading operation independently from each other using a clock for writing and a clock for reading (Okayama discloses writing and reading operations handled independently from each other using their own clocks and counters to carry out addressing of and reading of said data; column 3, lines 30-57), respectively; and, generating read addresses on the basis of the second clock (23) so that the data corresponding to the predetermined period (as determined by read rate of data 14.3 MHz; column 3, lines 40-53) are read from the memory (25) over a plurality of times (column 3, lines 30-57).

Okayama does not disclose a memory having a number of addresses that is less than a number of addresses required for storage of data corresponding to a predetermined period wherein writing and reading into and out of memory is done using at least a portion of the addresses of the memory a plurality of times.

Stam teaches an image processing system for storing image data with less available memory than is needed to store all pixel data (column 2, lines 18-23). Stam continues to teach that the amount of memory required is reduced by acquiring and analyzing only a portion of the image (using at least a portion of the addresses of the memory) wherein processing is carried out using nesting loops repetitively (plurality of times) until the process is done (see figure 4a). Stam also teaches discarding some of the image data collected to accommodate the reduced memory available thereby narrowing the address range (column 8, lines 44-61). Stam has the additional benefit of lower the cost of image processing (column 1, line 66 thru column 2, line 2).

It would have been obvious to one of ordinary skill of the art, having the teachings of Okayama and Stam before him at the time the invention was made, to modify memory disclosed by Okayama to use memory as taught by Stam wherein there is less available memory than is needed to store all data. One of ordinary skill in the art would be motivated to make use of the 5 memory in view of the teachings of Stam, as doing so would give the added benefit of lowering the cost of image processing (as taught by Stam above).

Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Masuda et al. (U.S. Patent No. 6,791,623 B1) (hereinafter referred to as Matsuda) and Stam (as cited above).

As to claim 12, Matsuda discloses a video display apparatus (image display system) 10 comprising: a first video processing unit (2) for subjecting a digital video signal (NTSC data) to first video processing (2) on the basis of a first clock (data coming in from A/D converter 42 are controlled in sync with the horizontal synchronization signal and write clock generator circuit [first clock] 416 via write control circuit; column 14, line 33 thru column 15, line 11 and column 18, line 58 thru column 19, line 20); a clock conversion unit (frequency resolution conversion 15 unit 4) for converting the digital video signal which is outputted from the first video processing unit (2) and synchronized with the first clock (416) into a digital video signal synchronized with a second clock (read clock generator circuit 417; column 14, line 33 thru column 15, line 11 and column 18, line 58 thru column 19, line 20); a second video processing unit (5) for subjecting the digital video signal outputted from the clock conversion unit (4) to second video processing (5) 20 on the basis of the second clock (read clock generator circuit 417 via read control circuit 410; column 14, lines 42-56 and column 18, line 58 thru column 19, line 20); a display device (7) for displaying the digital video signal outputted from the second video processing unit (column 14,

Art Unit: 2116

lines 42-56); and, said clock conversion unit comprising: a memory (412 and 418) able to execute a writing operation and a reading operation independently from each other using a clock for writing and a clock (416) for reading (417), (column 18, line 65 thru column 19, line 8) respectively; and, a memory controller (49 and 410) for controlling the memory so that the digital video signal outputted from the first video processing unit are written into the memory over a plurality of times for every horizontal line, and the data corresponding to each horizontal line, which are written in the memory, can be read over a plurality of times (Masuda discloses writing and reading operations wherein both are carried out repetitively until all subsequent lines of video data are read; column 16, lines 1-53).

10 Masuda does not disclose memory having a capacity less than one horizontal line of the digital video signal outputted from the first video processing unit wherein writing and reading into and out of memory is done using at least a portion of the addresses of the memory a plurality of times.

15 Stam teaches an image processing system for storing image data with less available memory than is needed to store all pixel data (column 2, lines 18-23). Stam continues to teach that the amount of memory required is reduced by acquiring and analyzing only a portion of the image (using at least a portion of the addresses of the memory) wherein processing is carried out using nesting loops repetitively (plurality of times) until the process is done (see figure 4a). Stam also teaches discarding some of the image data collected to accommodate the reduced memory available thereby narrowing the address range (column 8, lines 44-61). Stam has the additional benefit of lower the cost of image processing (column 1, line 66 thru column 2, line 2).

It would have been obvious to one of ordinary skill of the art, having the teachings of Okayama and Stam before him at the time the invention was made, to modify memory disclosed by Okayama to use memory as taught by Stam wherein there is less available memory than is needed to store all data. One of ordinary skill in the art would be motivated to make use of the 5 memory in view of the teachings of Stam, as doing so would give the added benefit of lowering the cost of image processing (as taught by Stam above).

Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Masuda (as cited above) and Stam (as cited above) as applied to claim 12 above, and further in view of Okayama (as cited above).

10 As to claim 13, neither Masuda nor Stam teaches a memory controller comprising a first counter circuit for starting count of the first clock on receipt of a writing start reference signal indicating a reference timing of starting data writing into the memory, and generating write addresses of the memory so that the one horizontal line of data can be written into the memory over a plurality of times; and a second counter circuit for starting count of the second clock from 15 a reading start reference signal indicating a reference timing of starting data reading from the memory, and generating read addresses of the memory so that the one horizontal line of data which are written in the memory can be read over plural times.

Okayama teaches a television screen converter comprising memory addressing circuitry comprising a memory (25), a write clock generator (22), a read clock generator (23), a write 20 address counter (27), a read start address generator (29) and a read address counter (28). The write counter circuit (27) starts counting on receipt of a writing start reference signal (horizontal sync signal from sync separator 21) indicating a reference timing of starting data writing into the

memory, and generating write addresses of the memory so that the one horizontal line of data can be written into the memory over plural times (column 3, lines 1-60). The read counter circuit (28) for start counting from a reading start reference signal (from read start address generator 29) indicating a reference timing of starting data reading from the memory, and generating read addresses of the memory so that the one horizontal line of data which are written in the memory can be read over plural times (column 3, lines 1-60). Okayama has the additional benefit of automatically extracting and converting data from a wide screen version to a normal screen version (column 2, lines 11-17).

It would have been obvious to one of ordinary skill of the art, having the teachings of Masuda, Stam and Okayama before him at the time the invention was made, to modify memory controllers disclosed by Masuda to use memory addressing circuitry as taught by Okayama. One of ordinary skill in the art would be motivated to make use of the memory addressing circuitry in view of the teachings of Okayama, as doing so would give the added benefit of automatically extracting and converting data from a wide screen version to a normal screen version (as taught by Okayama above).

Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Masuda (as cited above) in view of Stam (as cited above), Okayama (as cited above) and Worrell et al. (U.S. Patent No. 6,633,344 B1) (hereinafter referred to as Worrell).

As to claim 14, Masuda discloses a memory address setting method for a video display apparatus comprising: a first video processing unit (2) for subjecting a digital video signal (NTSC data) to first video processing on the basis of a first clock (data coming in from A/D converter 42 are controlled in sync with the horizontal synchronization signal and write clock

Art Unit: 2116

generator circuit [first clock] 416 via write control circuit; column 14, line 33 thru column 15, line 11 and column 18, line 58 thru column 19, line 20); a clock conversion unit (frequency resolution conversion unit 4) for converting the digital video signal which is outputted from the first video processing unit (2) and synchronized with the first clock (416) into a digital video signal synchronized with a second clock (read clock generator circuit 417; column 14, line 33 thru column 15, line 11 and column 18, line 58 thru column 19, line 20); a second video processing unit (5) for subjecting the digital video signal outputted from the clock conversion unit (4) to second video processing (5) on the basis of the second clock (read clock generator circuit 417 via read control circuit 410; column 14, lines 42-56 and column 18, line 58 thru column 19, line 20); a display device (7) for displaying the digital video signal outputted from the second video processing unit (column 14, lines 42-56); and, said clock conversion unit (frequency resolution conversion unit 4) comprising: a memory (412 and 418) able to execute a writing operation and a reading operation independently from each other using a clock for writing and a clock (416) for reading (417) (column 18, line 65 thru column 19, line 8).

Masuda does not disclose memory having a capacity less than one horizontal line of the digital video signal outputted from the first video processing unit wherein writing and reading into and out of memory is done using at least a portion of the addresses of the memory over a plurality of times.

Stam teaches an image processing system for storing image data with less available memory than is needed to store all pixel data (column 2, lines 18-23). Stam continues to teach that the amount of memory required is reduced by acquiring and analyzing only a portion of the image (using at least a portion of the addresses of the memory) wherein processing is carried out

Art Unit: 2116

using nesting loops repetitively (plurality of times) until the process is done (see figure 4a). Stam also teaches discarding some of the image data collected to accommodate the reduced memory available thereby narrowing the address range (column 8, lines 44-61). Stam has the additional benefit of lower the cost of image processing (column 1, line 66 thru column 2, line 2).

5 It would have been obvious to one of ordinary skill of the art, having the teachings of Okayama and Stam before him at the time the invention was made, to modify memory disclosed by Okayama to use memory as taught by Stam wherein there is less available memory than is needed to store all data. One of ordinary skill in the art would be motivated to make use of the memory in view of the teachings of Stam, as doing so would give the added benefit of lowering
10 the cost of image processing (as taught by Stam above).

Neither Masuda nor Stam teach a clock conversion unit comprising a first counter circuit for generating write addresses of the memory on the basis of the first clock so that the data corresponding to the predetermined period are written over plural times and a second counter circuit for generating read addresses of the memory on the basis of the second clock so that the
15 data corresponding to the predetermined period are from the memory over plural times.

Okayama teaches a television screen converter comprising memory addressing circuitry comprising a memory (25), a write clock generator (22), a read clock generator (23), a write address counter (27), a read start address generator (29) and a read address counter (28). The write counter circuit (27) starts counting on receipt of a writing start reference signal (horizontal sync signal from sync separator 21) indicating a reference timing of starting data writing into the memory, and generating write addresses of the memory so that the one horizontal line of data can be written into the memory over plural times (column 3, lines 1-60). The read counter circuit

(28) for start counting from a reading start reference signal (from read start address generator 29) indicating a reference timing of starting data reading from the memory, and generating read addresses of the memory so that the one horizontal line of data which are written in the memory can be read over plural times (column 3, lines 1-60). Okayama has the additional benefit of automatically extracting and converting data from a wide screen version to a normal screen version (column 2, lines 11-17).

It would have been obvious to one of ordinary skill of the art, having the teachings of Masuda, Stam and Okayama before him at the time the invention was made, to modify memory controllers disclosed by Masuda to use memory addressing circuitry as taught by Okayama. One of ordinary skill in the art would be motivated to make use of the memory addressing circuitry in view of the teachings of Okayama, as doing so would give the added benefit of automatically extracting and converting data from a wide screen version to a normal screen version (as taught by Okayama above).

Neither Masuda, Stam nor Okayama teach the memory address setting method comprising: determining a broadcasting system of the digital video signal inputted to the first video processing unit, detecting upper limits or lower limits of count values of the first and second counter circuits corresponding to the determined broadcasting system, according to the broadcasting system or setting the detected upper limits or lower limits of the count values on the first and second counter circuits.

Worrell teaches a memory management process for video digital data that is capable of detecting/buffering various video format schemes via field type detector (78) found in video input interface (12); (column 1, lines 25-30 and column 5, lines 25-43). Also, Worrell teaches a

Art Unit: 2116

method for addressing of video data unique to the format detected that addresses locations in memory (14) via memory controller (16) and video input interface (12); (column 3, lines 4-41).

In coordination with memory controller (16) and video input interface (12), counter limit values (L1 and L2) that writes/reads necessary data to/from memory (14). Worrell has the additional feature of providing a process to buffer various video data formats (column 1, lines 25-30).

It would have been obvious to one of ordinary skill of the art, having the teachings of Masuda, Stam, Okayama and Worrell before him at the time the invention was made, to modify memory address setting method taught by Masuda, Stam and Okayama to use a field type detector circuit as well as the counter limiting detectors as taught by Worrell. One of ordinary skill in the art would be motivated to make use of the addressing schemes in view of the teachings of Worrell, as doing so would give the added benefit of providing a process to buffer various video data formats (as taught by Worrell above).

Response to Arguments

15 Applicant's arguments, filed January 29, 2007, in re claim rejections under 35 USC § 103(a), have been fully considered but they are not persuasive.

 In re independent claim 1, Applicant argues that the combination of Okayama, Takabatake and Stam fail to disclose or suggest the first counter and the second counter as recited. The Examiner disagrees and stands by the rejection under 35 USC 103(a) above.

20 Okayama teaches data being written and simultaneously read to/from memory (25) using the write address counter (27) and read address counter (28) wherein data is addressed and written/read independently (column 3, line 17 and column 4, line 4). Applicant further illustrates

details to compare the invention versus Okayama as a whole. However, in doing so, the Applicant is including details from the Specification that are not claimed.

In response to Applicant's argument that the references fail to show certain features of Applicant's invention, it is noted that the features upon which Applicant relies (i.e., "...when writing data of a single scanning line in the memory and reading the same from the memory, it is possible to store data of a single scanning line by using the memory having the capacity that is smaller than the data by limiting the address counter value which counts the address of the data of the single scanning line, thereby dividing the data of the single scanning line into several data portions to write the data to the memory having the small capacity and read out the data from the memory many times."); Applicant's Remarks, page 17, lines 1-7 and page 17, lines 25-31) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

As for independent claims 2-5, 11, 12 and 14, they stand rejected over the references relied upon in the rejections above for reasons similar to those set forth above in support of claim 1. As a result, dependent claims 6-10, 13 and 15-34 also remain rejected due to their dependence on the above independent claims.


Conclusion

Any inquiry concerning this communication or earlier communications from the Examiner should be directed to James Sugent whose telephone number is (571) 272-5726. The Examiner can normally be reached on 8AM - 4PM.

If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Rehana Perveen can be reached on (571) 272-3676. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent
5 Application Information Retrieval (PAIR) system. Status information for published applications
may be obtained from either Private PAIR or Public PAIR. Status information for unpublished
applications is available through Private PAIR only. For more information about the PAIR
system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR
system, contact the Electronic Business Center (EBC) at (866) 217-9197 (toll-free). If you would
10 like assistance from a USPTO Customer Service Representative or access to the automated
information system, call (800) 786-9199 (IN USA OR CANADA) or (571) 272-1000.

James F. Sugent
Patent Examiner, Art Unit 2116
15 May 9, 2007



REHANA PERVEEN
SUPERVISORY PATENT EXAMINER
5/14/07